Cost-efficient reconfigurable geometrical bus interconnection system for many-core platforms
نویسندگان
چکیده
منابع مشابه
Virtualizing Heterogeneous Many-core Platforms
Introduction. The relentless progress of Moore’s Law has periodically inspired major innovations – both in hardware and software – at specific points in time to keep performance growth on pace with transistor density. Industry has reached another such point as it encounters intellectual and engineering challenges in the form of power dissipation, processor-memory performance gap, limits to inst...
متن کاملAn efficient scheduler of RTOS for multi/many-core system
Article history: Available online xxxx a b s t r a c t Recently there is a trend to broaden the usage of lower-power embedded media processor core to build the future high-end computing machine or the supercomputer. However the embedded solution also faces the operating system (OS) design challenge which the thread invoking overhead is higher for fine-grained scientific workload, the message pa...
متن کاملParallel neighbourhood search on many-core platforms
This paper presents a parallel search parallel move approach to parallelise neighbourhood search algorithms on many-core platforms. In this approach, a large number of searches are run concurrently and coordinated periodically. Iteratively, each search generates and evaluates multiple moves in parallel. The proposed approach can fully utilise the computing capability of many-core platforms unde...
متن کاملExecution Environment Support for Many Core Heterogeneous Accelerator Platforms
We are seeing the advent of large scale, heterogeneous systems comprised of homogeneous general purpose cores intermingled with customized heterogeneous cores and interconnected to diverse memory hierarchies. The presence of accelerators requires support for new programming abstractions and run-time environments that can efficiently harvest platform resources comprised of general purpose and sp...
متن کاملOn-Chip Network Designs for Many-Core Computational Platforms
Processor designers have been utilizing more processing elements (PEs) on a single chip to make efficient use of technology scaling and also to speed up system performance through increased parallelism. Networks on-chip (NoCs) have been shown to be promising for scalable interconnection of large numbers of PEs in comparison to structures such as point-to-point interconnects or global buses. Thi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Reconfigurable and Embedded Systems (IJRES)
سال: 2021
ISSN: 2722-2608,2089-4864
DOI: 10.11591/ijres.v10.i2.pp77-89